Main Profile

At A Glance

Lecture 7 - Logic Minimization Using Karnaugh Maps

Lecture series on Digital Circuits & Systems by Prof. S. Srinivasan, Department of Electrical Engineering, IIT Madras For more details on NPTEL visit http://nptel.iitm.ac.in
Length: 52:20

Contact

Questions about Lecture 7 - Logic Minimization Using Karnaugh Maps

Want more info about Lecture 7 - Logic Minimization Using Karnaugh Maps? Get free advice from education experts and Noodle community members.

  • Answer

Ask a New Question